ABSTRACT Hybrid filter bank (HFB) is widely used in frequency-interleaved analog-to-digital converters, but traditional HFB structures suffer various degrees of imperfections. This paper presents a new-structure HFB based on power complementary pair. The proposed architecture only needs M-1 analog analysis filters in M-channel frequency-interleaved analog-to-digital converters, and the analog analysis filters can satisfy the pairwise power complementary property. Therefore, the new structure simplifies analog circuits to a larger extent compared with traditional structure. Based on the proposed structure, an estimation algorithm is put forward to estimate the channel mismatch errors and filter bank mismatch errors. Accordingly, calibration is carried out in digital domain. Experiments are performed on the basis of designing a fourchannel 20 GS/s 12-bit frequency-interleaved analog-to-digital converter system, and the simulation results prove the effectiveness of the proposed method. Average distortion error of −6.8192 × 10 −10 dB and an average aliasing error of −104.84dB can be achieved after calibration, and resolution of this architecture can be up to 14 bit.
I. INTRODUCTION
Signal sampling system of modem information equipment such as radar, holds an ever-increasing high requirement for both the resolution and the sampling rate of analog-to-digital converters (ADCs). However, single ADC can satisfy neither of them at the same time.
Multi-channel structure plays a pivotal role in many implementations to design High-speed and High-resolution ADC system [1] - [3] . Theoretically, multiple-channel structure improves the sampling rate proportionally with the increasing number of channels. Nevertheless, the mismatch between channels makes the performance worse than expected in practice.
Time-interleaved ADC (TIADC) is firstly studied, which is extremely sensitive to time skew. Since the time skew problem of TIADC is strongly correlative with the frequency of input signals [4] . There are many publications [5] - [7] which have presented several calibration methods. However, it is not suitable for a high resolution especially in the high bandwidth (up to GHz) implementation [8] . The parallel ADC structure based on quadrature mirror filter bank (QMFB) overcomes the disadvantage of TIADC [9] , but switch-capacitor filters limit the speed of the system and introduce switching noise, which may degrade the performance of designed system.
Hybrid filter bank (HFB) is similar to QMFB in principle. Fig. 1(a) shows the prototype HFB, where is defined as the analog angular frequency and ω = T s is the digital angular frequency. The analog analysis filter bank divides the overall input signal frequency band symmetrically, as shown in Fig. 1(b) where c is the cut-off frequency of input signal. The allocated sub-bands are sampled by ADCs in different channels, and the sampled data is reconstructed via digital synthesis filters after up-sampling at [10] and [11] . However, constructing a traditional structure of HFB faces many challenges. The mixed channel mismatch error and filter bank mismatch error make the estimation and calibration difficult. In literature [12] , a calibration method of filter bank mismatches was proposed which, however, fails in considering the channel mismatches. In literature [13] , the effect of the channel mismatches on the Frequency-Interleaved analogto-digital converter (FIADC) system has been analyzed, yet, it did not set forth a calibration method. There was a blind estimation method for the analog filter parameters in [14] , but this method needs oversampling and can only be used to calibrate filter bank mismatch error. Therefore, it is necessary to propose a joint calibration method that can calibrate two kinds of errors synchronously.
Another challenge lies in how to design analog and digital filters to ensure adequate channel separation and accurate reconstruction of the converted signal. In the traditional structure of HFB, the analog analysis filters shall be designed as low-pass, band-pass and high-pass and divide the input signal into several sub-band signals symmetrically [15] , [16] . To minimize the filter bank mismatch error (i.e., distortion error caused by the unsatisfactory amplitude-frequency characteristic of analog analysis filters and aliasing error caused by the mirroring due to the sampling and interpolation), filters need to be properly designed so as to present good filter characteristics like sharp cutoff and large stopband attenuation which will increase the order of analog analysis filter.
Literature [17] presents mixed norm optimal design of digital synthesis filter to compensate the inadequacies of analog analysis filter. Literature [18] proposed a cosine modulated HFB. However, they all base on traditional HFB structure. A power complementary pair-based structure of HFB is proposed in [19] . Regardless of sharp cutoff and large stopband attenuation, the analog filters of this structure only need to show a power complementary. However, it can only be used in the two-channel FIADC. This paper proposes a treestructure of HFB based on power complementary pairs. The analog analysis filters aim to decompose the input signal to alleviate the requirement of the ADCs rather than channeling frequency domain into sub-bands. The filter of this HFB does not need narrow transition width which is inversely proportional to the order of the filter, therefore, high filter order can be avoided. To minimize the distortion error and aliasing error, a corresponding calibration technique is presented which can calibrate filter bank mismatch error and channel mismatch error such as offset as well as gain mismatch error in the meantime.
II. TREE-STRUCTURE HFB BASED ON POWER COMPLEMENTARY PAIRS
The output of M -channel HFB shown in Fig. 1 (a) can be expressed as [10] 
where MT S is a sampling period of single ADC. The system transfer function is given as,
where m is the serial number of sub-channel, H m is the analog analysis filter transfer function of the m th channel, and F m is transfer function of the m th digital synthesis filter. For perfect reconstruction, the ideal distortion function T 0 e jω should be the delayed and scaled version of input signal, while the ideal aliasing function T p e jω , 1 < p ≤ M − 1 should be zero. Therefore, the perfect reconstruction (PR) condition [20] of the M-channel FIADC is expressed as,
where c is nonzero constant referred to as the scale factor and d is the system delay. In accordance with the principle of the two-channel HFB in [19] , Fig. 2 The above operation shall be repeated until all signals are merged into one, then perfect reconstruction digital signal can be achieved. When N equals to one, the tree-structure HFB becomes two-channel HFB based on power complementary pair described in [19] . Each channel has N analog filters and N digital filters. The equivalent analog filter function H m (j ) and digital filter transfer function F m (e jω ) of each channel are expressed as,
and
where X is the rounding off of X , k = 0, 1, 2. . . N − 1 is serial number of filters and m = 0, 1, 2. . . M − 1 is serial number of channels.
From (3), (4), and (5), the PR condition of the M-channel tree-structure FIADC can be expressed as (assume MT s = 1 c ),
III. DESIGN OF HYBRID FILTER BANK
It is not necessary to design the analog analysis filters of treestructure HFB as low-pass, band-pass and high-pass. They only need to satisfy perfect reconstruction condition in (6) . Based on the Mathematical Deduction, we can prove the lemma: the analog analysis filters can meet the PR condition expressed in (6) in premise of satisfying the following condition
where q is an odd number and is no more than 2 k , and the system delay satisfies
Proof: For N =1, we can see that equation (6) is same as equation (7). So the lemma is true when N = 1.
Assume that the lemma is true when N = r, where r is a positive integer. Therefore, when p is an odd number which is no more than 2 r and 0
For N = r + 1. (6) and (9) 
When p is an even number and no more than 2 r+1 , we can deduce that at least one multiplication factor in (6) equals to zero according (9) . Therefore, (6) is tenable in this case.
When p is an odd number and no more than 2 r+1 . From (7), we can get,
where M = 2 N = 2 r+1 . Accordingly, (6) is tenable. In summary, we can conclude that the lemma is true. Equation (7) can serve as the PR condition.
In the case that the digital synthesis filters can be designed as delayed conjugations of the two analog analysis filters, that is
e −jωd k while −π < ω < π, based on (7), the power complementary condition can be shown as,
Respectively define analog filter transfer functions V k (j ) and W k (j ) as,
where
is the even part of the polynomial B k (j ), and
is the odd part of the polynomial B k (j ) which is defined as,
N k is the order of the filter and a n is the n th polynomial of the denominator. According to (13) and (14), it is easy to observe that
To satisfy (12) , use Genetic algorithm [21] to design the analog filters with the objective function defined as,
where q is an odd number which is less than or equal to 2 k . From equation (3), we can get,
where F e jω = F 0 e jω · · · F M e jω T is the vector of frequency response for synthesis filters expressed in (5), and H (jω) is the matrix of analog filters' transfer function which is expressed in (4) and (19) , as shown at the bottom of the next page, and E e jω is the vector of frequency response for the distortion and aliasing transfer functions
Using the inversion of matrix H (jω) to solve the (18), we can get the expression of digital filters.
Then design digital synthesis filters using inverse fast Fourier transform: given the system delay d and N sample of the synthesis filter Fourier transform F m e jω
. N should be large enough thus the impulse response has been sufficiently decayed so that the time aliasing will be negligible (e.g., N = 2048), therefore, the definition of the N -point inverse fast Fourier transform is expressed as,
However, given that the resulting N -point impulse response is too long, we windowed it with rectangle window function (length L)f
where the rectangle window function is
Then we adjusted the system delay d and the window length L, until the joint error function is minimized.
To simplify the operation of digital synthesis filters, tree structure is not adopted in digital synthesis filter bank. Therefore, we can simplify the digital part of Fig. 2 . The simplified tree-structure HFB is shown in Fig. 3 . We finally designed four 64-lengh FIR digital filters and the system delay d = 32 with the joint error less than 2.04 × 10 −12 . 
IV. IMPROVED STRUCTURE OF FOUR-CHANNEL HFB
The analog filter pair V k , W k and the corresponding digital filter pair C k , D k constitute a two-channel HFB. Therefore, the tree structure greatly improves the complexity of analog circuit and digital operation. There are M − 1 two-channel filter banks in M -channel tree-structure HFB. The number of analog analysis filters in tree-structure HFB is far beyond that in HFB with traditional structure. Moreover, we will propose an improved structure. From transfer function of analog analysis filters, shown in (13) and (14), it is easy to observe that
For the four-channel structure, we can get
The system transfer function described in (2) 
. Accordingly, the four-channel tree structure of HFB can be simplified, as shown in Fig. 4 . This four-channel tree structure of HFB structure only needs three analog analysis filters. The method can be used in the other tree-structure HFB which has 2 N channels and only needs 2 N − 1 analog analysis filters. It can reduce the error caused by the difference among the analog analysis filters.
V. CHANNEL MISMATCH ERROR AND FILTER MISMATCH ERROR CALIBRATION
Considering that the channel mismatch error and filter banks mismatch error have a substantial overlap, it is difficult to estimate and calibrate separately. To overcome this difficulty,
we propose a combined correction algorithm. Taking the fourchannel HFB as an example, V 0 (j ) is the third-order analog filter and V 1 (j ) is the fifth-order analog filter. The error model of system mismatch is shown in Fig. 5 . g m is gain ratio between the m th channel and the 3 th channel, o m is offset mismatch of each channel,V 10 (j ) andV 12 (j ) are corresponding to different deviations of V 1 (j ),F m (e jω ) is equivalent digital filter. A method has been in Section III to calculate the parameter of analog filters. However, inevitably there are various practical errors such as parasitic resistance and parasitic capacitance. Which could lead to the deviation of V k (j ). On that account, analog filter transfer functions of Fig. 5 with bias are expressed as in (29), as shown at the top of this page, where a n = (1 + ε n ) a n , ε n is analog deviation factor of a n . Similarly, b n = (1 + ∂ n ) a n . Digital filter transfer functions in Fig. 5 are given by: 
Define the outputs of ADCs as X m (j ) expressed as,
whereĤ m (j ) is analog part transfer function of the m th channel.
(32)
Set the input signal x(t) = sin ( o t), the frequency of input signal should be smaller than the sampling frequency of single ADC. Define x m (n) (m = 0, 1, 2) as the time domain expression of X m (j ). From (31),
where G m is the gain of the m th channel. After taking out N points sampling data and adding them together, we can calculate offset error,
The larger the N is, the more accurate the result of (34) will be. After the offset error is subtracted from the sampling results, the offset mismatches can be calibrated. Next, we calibrate the gain errors and analog filter deviation. Assuming that the offset mismatch error has been calibrated. From (31), following equitation can be obtained according to Parseval's Theorem,
From (29) and (32), we can find thatĤ 1 (j ) has four unknowns (ε 0 , ε 1 , ε 2 and g 1 ),Ĥ 2 (j ) has six unknowns (∂ 3 , ∂ 4 , ∂ 5 , ∂ 6 , ∂ 7 and g 2 ), andĤ 0 (j ) has nine unknowns (ε 0 , ε 1 , ε 2 , ε 3 , ε 4 , ε 5 , ε 6 , ε 7 and g 0 ), however, value of ε 0 , ε 1 and ε 2 can be obtained by calculatingĤ 1 (j ). Therefore, we can get the analog filter deviation factors ε n , ∂ n and gain ratios g m by Importing six various calibration cosine signals which frequencies are different and are all smaller than sampling frequency of single ADC. Substituting (32) into (21), the estimation of F m e jω can be got. Finally, we use the digital filters to calibrate errors. VOLUME 6, 2018 
VI. SIMULATION RESULTS
To demonstrate the effectiveness of proposed HFB structure shown in Fig. 5 and calibration algorithm, a four-channel 20GS/s 12-bit FIADC system has been designed. Reasonably assume that the analog filter transfer functions satisfy, and
Based on the Genetic algorithm, we get transfer functions of the analog-filters, as shown in (38) in Fig. 6(b) . Then we assumed parameter errors according to practical experience, as Table 1 shown. The amplitudefrequency curves of practical analog filters which have deviations of ideal analog filters are shown in Fig. 7 . Next, the proposed method in Section V is used to estimate the errors and corresponding digital synthesis filters are designed to calibrate the errors. The estimation results are shown in Table 1 . Obviously, the proposed method is effective for estimating errors.
Respectively, define the distortion error function and aliasing error as
Distortion error and aliasing error of system before calibration are shown in Fig. 8(a) and Fig. 8(b) respectively, and curves after calibration are shown in Fig. 9(a) and Fig. 9(b) respectively. After comparing Fig 8 and Fig 9, it can be seen that the aliasing error and the distortion error are reduced obviously, proving that the calibration is useful.
We can find that there are still some errors in Fig. 9 . The errors have two sources. One is the estimation deviation of parameter in the analog filters. The other one lies in the digital synthesis filters. We design FIR digital filters based on the window function, which caused signal truncation, and accordingly lead to the error. Define the average distortion error and average aliasing error can be obtained,
thus the maximum distortion error and maximum aliasing error are To make the system meet the requirement of 12-bit, the maximum distortion error should satisfy
After calculation, the average distortion error is −6.8192 × 10 −10 dB, and the average aliasing error is −104.8 dB. The maximum distortion error is smaller than 2.5 × 10 −5 dB. It is obvious that the distortion error meets the design conditions in (43). TIADC and FIADC have been detailedly compared in [8] , and the conclusions indicate that the FIADC has a better mismatch suppression. Therefore, we do not compare them in this paper. Literature [22] has proposed a mismatch compensation algorithm based on the traditional HFB structure. We design a four-channel 20GS/s 12-bit FIADC system taking the method provided in the [22] as a reference. The HFB of this system consists of a third-order low-pass and three fifth-order band-pass Butterworth filters. Here we set the same errors as in the table 1. The distortion error and the aliasing error after calibrated by the calibration algorithm in the [22] are shown in Fig. (10) . It is obvious that the design scheme we proposed is superior to that proposed in [22] . Furthermore, the improved treestructure of HFB only need three analog filters, whereas the traditional structure need four. Therefore, the analog circuit is simplified.
There are also many improved design methods based on traditional structures [17] , [18] , [11] , which, However, are without considering the channel mismatch and analog filter deviation. Therefore, ignoring the effects of channel mismatch and analog filter deviation, we have designed two four-channel, 20GS/s HFB systems based on [17] and [18] respectively, as Table 2 shows. The order of the analog filters and the length of digital filters are the same.
We can see the improved tree-structure has smaller maximum distortion and aliasing error which affect resolution of HFB system. The reason is that the analog filters of the traditional structure should divide the entire input band perfectly without overlapping, but the analog analysis filters are not ideal low-pass and band-pass filters in practical design. the stopband and transition band of the analog filters and digital filters are unavoidable. There is no need for the power complementarity-based structure to divide the frequency band. The transfer functions of analog analysis filters in this structure are symmetric in the real and imaginary axes, which can be implemented using sample passive RLC-circuit.
VII. CONCLUSION
This paper introduces an improved structure of HFB which only needs M − 1 analog filters in M -channel HFB system. The proposed structure is a lot simpler than the traditional structure. Accordingly, an effective estimation and calibration technique of mismatch error is proposed, which exhibits an excellent effect based on simulation results. Further researches will realize this system in practical circuit.
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